Group to create standards and libraries to extend the flexibility and power of IBIS signal integrity models using carefully designed macros written in advanced languages such as Verilog-AMS and VHDL-AMS.