Hello Everyone,
In today's IBIS-ATM teleconference, Walter prepared a list of topics that were
discussed in recent meetings as potential areas of improvements in the IBIS-AMI
specification. On Stephen Slater's suggestion, we decided to send this list to
the
group so that we could do an email based strawmen poll before our next meeting.
The purpose of this poll is to find out which topics would most likely be
supported
by the majority of our participants when it comes to writing and voting on new
BIRDs.
Please go through the list below carefully and pick the topics you feel are
essential
for getting your job (simulations and/or modeling) done for upcoming designs or
protocols, such as DDR5 and the like.
In order to keep the responses confidential, Bob Ross volunteered to collect the
responses, and he will bring them to the next meeting anonymously. Please
send your responses to Bob bob@xxxxxxxxxxxxxxxxx<mailto:bob@xxxxxxxxxxxxxxxxx>
by Tuesday, August 28,
10 a.m. Pacific Time (to give Bob some time to compile the responses before the
meeting).
Single Ended
Vref/Vcent/VrefDQ/DC_Offset
Moving Vref
Rise/Fall Time asymmetry
Knowing DC Offset (singled ended signaling) in AMI Init and AMI GetWave
How to generate a Waveform into Rx AMI GetWave
Mix of single ended and differential signals
Clock Forwarding
single ended filter needs different algorithms
- EQ effecting Vref
DQ Nibbles (Component Models)
Training
Controller Tx trains the Rx and itself
Controller Rx trains itself, DDR5 has not Tx Equalization
There may be other busses where this is not true
Repeater Redriver Flow
Adding additional Impulse Response Outputs to Tx AMI_Init and Rx AMI_Init
Power Aware SSO effects on AMI Modeling
Note:
One can add AMI Reserved Parameter
One can change the DLL function call / signatures
One can change the # of Impulse Responses in Impulse Matrix
SiSoft's must have list for DDR4/DDR5
1. DC Offset
2. Flow alternatives for generating IR input to Tx AMI_Init
3. Flow alternatives for generating Waveforms for Rx AMI_GetWave
Thanks,
Arpad
===============================================================
